Hardware Implementation of Fir Filter Based on Number-theoretic Fast Fourier Transform in Residue Number System

نویسندگان

  • V. M. Amerbaev
  • R. A. Soloviev
  • D. V. Telpukhov
چکیده

New approach to hardware FIR filter implementation is described in this paper. Method includes the conversion to the frequency domain, as well as the principles of residue number systems and number-theoretic transforms. Parameterized RTL IP-core generators were implemented for both conventional and developed methods. These IP generators were used to implement different devices for different filter orders and input widths. Filters were synthesized, and resulting time and hardware evaluation allow one to consider the effectiveness of the method compared with the conventional realization of FIR filter.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Improved RNS Reverse Converter in Three-Moduli Set

Residue Number System (RNS) is a carry-free and non-weighed integer system. In this paper an improved three-moduli set  in reverse converter based on CRT algorithm is proposed. CRT algorithm can perform a better delay and hardware implementation in modules via other algorithms. This moduli is based on p that covers a wide range on modules and supports the whole range of its modules in dynamic r...

متن کامل

Impact of the Choice of Technologies and FPGA Devices Design in the Performances of generic FIR Filter for Software Defined Radio Systems

Software Defined Radio (SDR) is a technology that enables re-configurable system architectures for wireless networks and user terminals. A multitude of wireless communication services and algorithms can be supported by the same infrastructure design. The choice of platforms and product family will have a major impact on power consumption, cost, radio data rates, and system flexibility. Field pr...

متن کامل

Open Cores for Digital Signal Processing

This paper presents the design and implementation of three System on Chip (SoC) cores, which implement the Digital Signal Processing (DSP) functions: Finite Impulse Response (FIR) filter, Infinite Impulse Response (IIR) filter and Fast Fourier Transform (FFT). The FIR filter core is based on the symmetrical realization form, the IIR filter core is based on the Second Order Sections (SOS) archit...

متن کامل

Digital FIR Filter Architecture Based on the Residue Number System

In this paper, architecture of residue number system used in FIR filters, is presented. For many years residue number coding has been recognized as a system which provides capability for implementation of a high speed addition and multiplication. These advantages of residue number system coding for the high speed FIR filters design results from the fact that an digital FIR filter requires only ...

متن کامل

Approach to the hardware implementation of digital signal processors using Mersenne number transforms

In this paper Mersenne number transforms are converted into cyclic convolutions, in which form they are amendable to simple hardware interpretation. Such realisation structures are proposed that can make the computation of Mersenne number transforms very fast indeed. This new approach can be extended to the implementation of other number theoretic transforms, in particular to Fermat number tran...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014